Design of FPGA-based multifunctional flight test system
DOI:
CSTR:
Author:
Affiliation:

1.Micro-Nano Technology Research Center, North University of China, Taiyuan 030051, China; 2.Shanxi Zhongbei Measurement and Control Technology Co., Ltd., Taiyuan 030051, China

Clc Number:

TN06

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    Aiming at the problems of poor compatibility with external data sources, low efficiency in field configuration iteration, and limited reliability of data transmission in existing aircraft test systems, an intelligent test system based on a multibus collaborative architecture is proposed. The system employs an FPGA as the core processor, supporting the reception, fusion, and transmission of data through three bus interfaces: RS422, 1553B, and Ethernet. A gigabit Ethernet communication module is designed to enable real-time configuration command delivery and online updates of program memory, along with a functional module for processing the UDT protocol. Experimental and simulation results demonstrate that the system can collect and store RS422 data and 1553B bus data, achieving multi-bus data collaborative recording. The online upgrade function operates successfully in temperature environments of -40℃~100℃, with self-tests showing upgrade completion times consistently under 1 second. In simulated data input scenarios, using the UDT protocol achieves a data packet delivery accuracy rate of 99.8%, a significant improvement over the 87.5% rate of the UDP protocol, thereby enhancing data transmission reliability.

    Reference
    Related
    Cited by
Get Citation
Related Videos

Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:
  • Adopted:
  • Online: December 19,2025
  • Published:
Article QR Code