Design and implementation of RT terminal based on DSP EMIF + LHB155304
DOI:
CSTR:
Author:
Affiliation:

1 North University of China,Shanxi Taiyuan 030051;2 96791 troops,Beijing 100000

Clc Number:

TN919.3

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    For the requirements of low cost, high reliability and chip localization in flight control system, a design of RT terminal based on DSP EMIF + LHB155304 is proposed. Using DSP chip as the main controller,the EMIF interface of DSP is used to connect with domestic 4Mbps 1553B bus protocol chip LHB155304,simplify the traditional "DSP + FPGA + protocol chip architecture". To solve the problem of asynchronous data reading between the front-end data sending system and the back-end control system, LHB155304 protocol chip is configured as the RT double buffer mechanism to avoid conflicts and ensure the correctness of data transmission. Finally, the online debugging tool of CCS software is used to observe the receiving and receiving data.It has been proved that the receiving and receiving data are consistent,and the design is stable and reliable,It provides practical experience for the localization of 1553B bus。

    Reference
    Related
    Cited by
Get Citation
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:
  • Adopted:
  • Online: December 19,2024
  • Published:
Article QR Code