Design of highspeed data transmission system based on PCIE interface
DOI:
Author:
Affiliation:

Clc Number:

TP336

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    Aiming at the application of highspeed data transmission, a system is designed to realize PCIE interface based on Xilinx FPGA. The system uses the PCIE hard core integrated on FPGA, develops the PCIE device driver using WinDriver under Windows 7 operation system, caches the data using DDR3 SDRAM and realizes highspeed data transferring with Direct Memory Access(DMA) between a host PC and a Xilinx FPGA board using Verilog hardware description language. The system has been verified on Xilinx VC707 development board and the result shows that the highspeed transmission system based on lane 1 PCIE interface can reach 154 MB/s throughput in DMA read and 169 MB/s throughput in DMA write for a DMA transfer size of 8 MB. The system can satisfy the requirements of reliability and efficiency during data transmission.

    Reference
    Related
    Cited by
Get Citation
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:
  • Adopted:
  • Online: March 04,2016
  • Published: